Skip to main content

Astranis

PCB Layout Engineer Intern (Fall 2026)

San FranciscointernAdded 1 month ago

About this role

Astranis is seeking a Fall 2026 PCB Layout Engineer Intern to work on innovative satellite projects. Interns will engage in PCB design tasks, gaining valuable experience in a collaborative environment focused on solving complex engineering challenges.

What you'll do

  • Place and route PCB designs based on input from engineers
  • Route power, high-speed digital, RF, and analog designs
  • Create schematic symbols from datasheets
  • Design physical footprints from specifications
  • Automate ECAD tool and PLM system interactions
  • Collaborate with PCB fabrication vendors on design for manufacturing

What they're looking for

  • Pursuing a degree in electrical engineering or related field
  • Familiarity with Altium or similar ECAD tools
  • Knowledge of analog, RF, power, and digital electronics
  • Scripting or automation experience (bonus)
  • Understanding of PCB manufacturing processes (bonus)
  • US Citizenship or Green Card

Benefits

  • Hourly pay of $29.00
  • Opportunity to work on meaningful projects
  • Potential for full-time employment after internship
  • Collaborative and inclusive company culture
  • Access to advanced satellite technology
Apply with Autofill

Opens the application — the Jobs AI extension fills it for you. Set up autofill

Opens the official application on the employer’s site. No login required.

Astranis

Astranis builds high-throughput satellite communications systems and spacecraft hardware designed to operate reliably in space environments. The company is hiring for technical roles including network planning engineers, radiation effects specialists, PCB layout engineers, and environmental test engineers to support satellite development and customer network architecture.

Website
astranis.com
View all jobs at Astranis

Likely interview questions

  • Walk us through your experience with Altium or other ECAD tools—what design projects have you worked on, and what was your role?
  • Describe a time you had to route a PCB with competing constraints (e.g., power integrity, signal integrity, thermal). How did you approach it?
Unlock all 7 questions free — and practice them live →