Skip to main content

IMC

C++ Software Engineer

Chicago, United States; New York, United StatesFrom $225kmidAdded 1 month ago

About this role

IMC is hiring a C++ Software Engineer to design and optimize high-performance, low-latency trading systems in Chicago or New York. You'll work with hardware platforms like ASICs and FPGAs while collaborating with cross-functional teams in a fast-paced, innovative environment.

What you'll do

  • Design and build low-latency, high-performance trading systems
  • Optimize production code and system components for low-latency and high-throughput
  • Develop performant software to control and interface with hardware (ASICs, FPGAs)
  • Collaborate with hardware engineers and teams on requirements and solutions
  • Integrate new applications and enhancements into existing trading infrastructure

What they're looking for

  • Modern C++ (2+ years professional experience)
  • Low-latency software development
  • Hardware platform software development
  • Performance optimization
  • Problem-solving and communication
  • Trading systems knowledge (preferred)
  • Financial markets understanding (preferred)

Benefits

  • Discretionary bonus
  • Paid leave
  • Insurance coverage
  • Collaborative, high-performance culture
  • Global team environment
  • Exposure to cutting-edge trading technology
Apply with Autofill

Opens the application — the Jobs AI extension fills it for you. Set up autofill

Opens the official application on the employer’s site. No login required.

IMC

IMC builds trading technology and financial systems powered by software, machine learning, and hardware engineering. The company is hiring interns and graduate-level engineers and researchers across software, machine learning, and hardware disciplines to develop trading algorithms, research strategies, and collaborative technology solutions.

View all jobs at IMC

Likely interview questions

  • Walk us through your experience optimizing C++ code for low-latency environments. What specific techniques have you used to reduce latency?
  • Describe a time you've written software to interface with hardware components like ASICs or FPGAs. What were the key challenges?